


FIG. 2

```
entity T1 is
       port (
               RESET, CLK :IN std_logic;
               APORT, BPORT, CPORT, DPORT: IN std_logic_vector (7 downto 0);
               E: IN std logic;
               OPORT: OUT std logic vector (7 downto 0));
       end T1:
architecture RTL of T1 is
       type STATE_TYPE is (S0, S1, S2, S3);
       signal CURRENT STATE, NEXT STATE: STATE_TYPE;
       SIGNAL A, B, C, D, F, G, O, NEXT_A, NEXT_B, NEXT_C, NEXT_D,
                  NEXT F, NEXT G, NEXT 0: std logic vector (7 downto 0);
       begin
       COMBIN: process (CURRENT_STATE)
               begin
                       NEXT A \leq A; NEXT B \leq B; NEXT C \leq C; NEXT D \leq D;
                       NEXT_F \le F; NEXT_G \le G; NEXT_O \le O; OPORT \le O;
                       case CURRENT STATE is
                               when S0 =>
                                      NEXT A <= APORT; NEXT B <= BPORT;
                                      NEXT_C \le CPORT; NEXT_D \le D;
                                      NEXT G <= "00000000";
                               when S1 =>
                                                                                      301
                                      if (C < D) then
                                              NEXT F \leq A + B;
                                              NEXT_STATE <= S2;</pre>
                                      else
                                              NEXT F \leq A - B;
                                              NEXT STATE <= S3;
                                      end if;
                               when S2 =>
                                      NEXT_G \leq F + G;
                                      if (E='0') then
                                              NEXT STATE <= S1;
                                      else
                                              NEXT_STATE \le S3;
                                      end if;
                               when S3 =>
                                      NEXT O \leq G - 3;
                                      NEXT STATE <= S0;
                       end case;
               end process;
       SYNCH: process (CLK, RESET)
               begin
                       if (CLK'event and CLK = '1') then
                              if ( RESET = '1' ) then
                                      CURRENT STATE <= S0;
                               else
                                      A \le NEXT A; B \le NEXT B; C \le NEXT C; D \le NEXT D;
                                      G \le NEXT G; F \le NEXT F; O \le NEXT O;
                              end if;
                       end if;
               end process;
end RTL;
```






FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10